bits
preset
A
B
t = 0
settled (guaranteed final value) still waiting for its inputs Inputs switch from 0 + 0 to A + B at t = 0; every gate has a delay of 1.